@cerealmass4
Active 8 months, 4 weeks ago
This paper presents the noise optimization of a novel switched-capacitor (SC) based neural interface architecture, and its circuit demonstration in a 0.13 [Formula see text] CMOS process. To reduce thermal noise folding ratio, and suppress kT/C noise, several noise optimization techniques are developed in the proposed architecture. First, one […] View
Sorry, there was no activity found. Please try a different filter.